VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI.



Scheme of Teaching and Examinations and Syllabus M.Tech., VLSI Design and Embedded Systems (LVS) (Effective from the Academic year 2022-23)

Registrar,

Visvesvaraya Technological University JnanaSangam, Machhe, Belagavi-590018

eMail: registrar@vtu.ac.in contact: 0831-2498112

1

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

Scheme of Teaching and Examinations - 2022

M.Tech. VLSI Design and Embedded Systems (LVS)

Choice Based Credit System (CBCS) and Outcome-Based Education(OBE)

I SEMESTER

| | | | | Teaching I | Hours pe | r Week | Examin | ation | | | |
|--------|---------|---------------------|--------------------------------------|------------|---|--|-------------------|---------|---------|-------------|---------|
| SI. No | Course | ourseCode | Course Title | Theory | cal/Seminar | Tutorial/ Skill Development Activities | Duration in hours | E Marks | E Marks | Total Marks | Credits |
| | | | | L | P | T/SDA | ρn | CIE | SEE | To | |
| 1 | BSC | 22MATEE11 | Advanced Engineering Mathematics | 03 | 00 | 00 | 03 | 50 | 50 | 100 | 3 |
| 2 | IPCC | 22LVS12 | ASIC Design | 03 | 02 | 00 | 03 | 50 | 50 | 100 | 4 |
| 3 | PCC | 22LVS13 | Advanced Embedded Systems 1 | 03 | 00 | 02 | 03 | 50 | 50 | 100 | 4 |
| 4 | PCC | 22LVS14 | Digital VLSI Design | 02 | 00 | 02 | 03 | 50 | 50 | 100 | 3 |
| 5 | PCC | 22LVS15 | VLSI Testing | 02 | 00 | 02 | 03 | 50 | 50 | 100 | 3 |
| 6 | MCC | 22RMI16 | Research Methodology and IPR | 03 | 00 | 00 | 03 | 50 | 50 | 100 | 3 |
| 7 | PCCL | 22LVSL17 | VLSI Design & Embedded Systems Lab-1 | 01 | 02 | 00 | 03 | 50 | 50 | 100 | 2 |
| 8 | AUD/AEC | 22AUD18/ 22AEC18 | BOS recommended ONLINE courses | ocedures a | ocedures are as per the policy of the onlinecourse providers. | | | | | PP | |
| | | | TOTA | L 17 | 04 | 06 | 21 | 350 | 350 | 700 | 22 |

Note: BSC-Basic Science Courses, PCC: Professional core. IPCC-Integrated Professional Core Courses, MCC- Mandatory Credit Course,

AUD/AEC -Audit Course / Ability Enhancement Course (A pass in AUD/AEC is mandatory for the award of the degree), PCCL-Professional Core Course lab, L-Lecture, P-Practical, T/SDA-Tutorial / Skill Development Activities (Hours are for Interaction between faculty and students)

Integrated Professional Core Course (IPCC): Integrated Professional Core Course (IPCC): Refers to Professional Theory Core Course Integrated with practical of the same course. The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by only CIE (no SEE). However, questions from the practical part of IPCC shall be included in the SEE question paper.

Audit Courses /Ability Enhancement Courses Suggested by BOS (ONLINE courses): Audit Courses: These are prerequisite courses suggested by the concerned Board of Studies. Ability Enhancement Courses will be suggested by the BoS if prerequisite courses are not required for the programs. Ability Enhancement Courses:

These courses are prescribed to help students to enhance their skills in in fields connected to the field of specialisation as well allied fields that leads to employable skills. Involving in learning such courses are impetus to lifelong learning.

The courses under this category are online courses published in advance and approved by the concerned Board of Studies.

Registration to Audit /Ability Enhancement Course shall be done in consultation with the mentor and is compulsory during the concerned semester.

In case a candidate fails to appear for the proctored examination or fails to pass the selected online course, he/she can register and appear for the same course if offered during the next session or register for a new course offered during that session, in consultation with the mentor.

The Audit Ability Enhancement Course carries no credit and is not counted for vertical progression. However, a pass in such a course is mandatory for the award of the degree.

Skill development activities: Under Skill development activities in a concerning course, the students should

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- **3.** Involve in case studies and field visits/ fieldwork.
- **4.** Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- **5.** Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical –activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

II SEMESTER

MPS

PCCL

AUD/AEC

5

22LVS25

22LVSL26

22AUD27

TOTAL

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

Scheme of Teaching and Examinations - 2022

M.Tech VLSI Design and Embedded Systems(LVS)

Choice Based Credit System (CBCS) and Outcome Based Education(OBE)

| | | | | Teaching | Hours /We | eek | Examinatio | n | | | |
|--------|--------|-------------|---|----------|----------------------|-------------------------------|-------------------|-----------|-----------|-------------|---------|
| SI. No | Course | Course Code | Course Title | ت Theory | ractical/ To Seminar | Tutorial/ V Skill Development | Duration in hours | CIE Marks | SEE Marks | Total Marks | Credits |
| 1 | PCC | 22LVS21 | Design of Analog And Mixed Mode VLSI Circuits | 02 | 00 | 02 | 03 | 50 | 50 | 100 | 3 |
| 2 | IPCC | 22LVS22 | Advanced Embedded Systems 2 | 03 | 02 | 00 | 03 | 50 | 5 | 100 | 4 |
| 3 | PEC | 22LVS23X | Professional Elective 1 | 02 | 00 | 02 | 03 | 50 | 5 | 100 | 3 |
| 4 | PEC | 22LVS24X | Professional Elective 2 | 02 | 00 | 02 | 03 | 50 | 5 | 100 | 3 |

Note: PCC: Professional core courses, PEC: Professional Elective Courses, IPCC-Integrated Professional Core Courses. MPS-Mini Project With Seminar; AUD/AEC; Audit Courses / Ability Enhancement Courses (Mandatory), PCCL-Professional Core Course lab,

00

01

10

02

80

02

00

80

03

Classes and evaluation procedures are as per the policy of the online

course providers.

100

50

250

350

100

100

600

3

02

PP

18

L-Lecture, P-Practical, T/SDA-Tutorial / Skill Development Activities (Hours are for Interaction between faculty and students)

Mini Project with Seminar

Suggested ONLINE courses

VLSI Design & Embedded Systems Lab-2

| P | rofessional Elective 1 | Profe | essional Elective 2 |
|-------------------------------|---|-------------------------------|---------------------------------------|
| Course Code under 22LVS23X | | Course Code under 22LVS24X | Course title |
| 22LVS231 | Advances in VLSI Design | 22LVS241 | Low Power VLSI Design |
| 22LVS232 | Nanoelectronics | 22LVS242 | SoC Design |
| 22LVS233 | Static Timing Analysis | 22LVS243 | System Verilog |
| 22LVS234 | Embedded Linux System Design and Development Processing | 22LVS244 | High Frequency GaN Electronic Devices |
| 22LVS235 | VLSI Processing Technology | 22LVS245 | Machine Learning and Deep Learning |

Note:

Mini Project with Seminar: This may be hands-on practice, survey report, data collection and analysis, coding, mobile app development, field visit and report preparation, modelling of system, simulation, analysing and authenticating, case studies, etc.

CIE marks shall be awarded by a committee comprising of HoD as Chairman, Guide/co-guide, if any, and a senior faculty of the department. Students can present the seminar based on the completed mini-project. Participation in the seminar by all postgraduate students of the program shall be mandatory.

The CIE marks awarded for Mini-Project work and Seminar, shall be based on the evaluation of Mini Project work and Report, Presentation skill and performance in Question and Answer session in the ratio 50:25:25. Mini-Project with Seminar shall be considered as a head of passing and shall be considered for vertical progression as well as for the award of degree. Those, who do not take-up/complete the Mini Project and Seminar shall be declared as fail in that course and have to complete the same during the subsequent semester. There is no SEE for this course.

| 2 | Internship: All the students shall have to undergo a mandatory internship of 06 weeks during the vacation of II and III semesters. A University examination shall be conducted duringIII |
|---|--|
| S | emester and the prescribed internship credit shall be counted in the same semester. The internship shall be considered as a head of passing and shall be considered for vertical |
| ŗ | rogression as well as for the award of degree. Those, who do not take-up/complete the internship shall be declared as fail in the internship course and have to complete the same during |
| t | he subsequent University examination after satisfying the internship requirements. |

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

Scheme of Teaching and Examinations - 2022

M.Tech., VLSI Design and Embedded Systems (LVS)

Choice Based Credit System (CBCS) and Outcome Based Education(OBE)

III SEMESTER

| | | | | Tea | Teaching Hours /Week | | | ination | | | |
|--------|--------|------------|-------------------------|----------------|--|-----------------------------------|-------------------|-----------|-----------|-------------|---------|
| SI. No | Course | CourseCode | Course Title | Theory | Practical/ Mini-Project/ Internship | Tutorial/ Skill Development | Duration in hours | CIE Marks | SEE Marks | Fotal Marks | Credits |
| | | | | L | P | T/SDA | _ | CIE | SEI | Tot | |
| 1 | PCC | 22LVS31 | CAD of Digital Systems | 03 | 00 | 02 | 03 | 50 | 50 | 100 | 4 |
| 2 | PEC | 22LVS32X | Professional Elective 3 | 03 | 00 | 00 | 03 | 50 | 50 | 100 | 3 |
| 3 | PEC | 22LVS33X | Professional Elective 4 | 03 | 00 | 00 | 03 | 50 | 50 | 100 | 3 |
| 4 | PROJ | 22LVS34 | Project Work Phase -1 | 00 | 06 | 00 | | 100 | | 100 | 3 |
| 5 | SP | 22LVS35 | Societal Project | 00 | 06 | 00 | | 100 | | 100 | 3 |
| 6 | INT | 22LVSI36 | Internship | Comp interv | reeks Inter leted duri rening vaca III semest | ng the ation of | 03 | 50 | 50 | 100 | 6 |
| | TOTAI | L | | 09 | 12 | 03 | 12 | 400 | 200 | 600 | 22 |

Note: PCC: Professional core courses, PEC: Professional Elective Courses, IPCC-Integrated Professional Core Courses. MPS-Mini Project With Seminar; AUD/AEC; Audit Courses / Ability Enhancement Courses (Mandatory), PCCL-Professional Core Course lab, L-Lecture, P-Practical, T/SDA-Tutorial / Skill Development Activities (Hours are for Interaction between faculty and students)

| Professional ele | ective 3 | Professional elective 4 | | | | |
|----------------------|---|-------------------------|---|--|--|--|
| Course Code under | Course title | Course Code under | Course title | | | |
| 22LVS321 | FinFETs and Other Multi-Gate Transistors | 22LVS331 | Reconfigurable Computing | | | |
| 22LVS322 | Internet of Things | 22LVS332 | Pattern Recognition & Machine Learning | | | |
| 22LVS323 | VLSI Design for Signal Processing | 22LVS333 | Long Term Reliability of VLSI Systems | | | |
| 22LVS324 | 22LVS324 Advances in Image Processing | | CMOS RF Circuit Design | | | |
| 22LVS325 | Advanced Computer Architecture | 22LVS335 | Machine Learning in VLSI CAD | | | |

Note:

1. **Project Work Phase-1**:The project work shall be carried out individually. However, in case a disciplinary or interdisciplinary project requires more participants, then a group consisting of not more than three shall be permitted.

Students in consultation with the guide/co-guide (if any) in disciplinary project or guides/co-guides (if any) of all departments in case of multidisciplinary projects, shall pursue a literature survey and complete the preliminary requirements of the selected Project work. Each student shall prepare a relevant introductory project document, and present a seminar.

CIE marks shall be awarded by a committee comprising of HoD as Chairman, all Guide/s and co-guide/s (if any) and a senior faculty of the concerned departments. The CIE marks awarded for project work phase -1, shall be based on the evaluation of Project Report, Project Presentation skill, and performance in the Question and Answer session in the ratio of 50:25:25.

- **2. Societal Project:** Students in consultation with the internal guide as well as with external guide (much preferable) shall involve in applying technology toworkout/proposing viable solutions for societal problems.
- CIE marks shall be awarded by a committee comprising of HoD as Chairman, Guide/co-guide if any, and a senior faculty of the department. The CIE marks awarded, shall be based on the evaluation of Project Report, Project Presentation skill, and performance in the Question and Answer session in the ratio of 50:25:25.
- Those, who have not pursued /completed the Societal Project, shall be declared as fail in the course and have to complete the same during subsequent semester/s after satisfying the Societal Project requirements. There is no SEE (University examination) for this course.
- 3. **Internship:** Those, who have not pursued /completed the internship, shall be declared as fail in the internship course and have to complete the same during subsequent University examinations after satisfying the internship requirements. Internship SEE (University examination) shall be as per the University norms.

CIE marks shall be awarded by a committee comprising of HoD as Chairman, Guide/co-guide if any, and a senior faculty of the department. The CIE marks awarded for project work phase -1, shall be based on the evaluation of Project Report, Project Presentation skill, and performance in the Question and Answer session in the ratio of 50:25:25.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI Scheme of Teaching and Examinations – 2022

M.Tech., VLSI Design and Embedded Systems (LVS)

Choice Based Credit System (CBCS) and Outcome Based Education(OBE)

IV SEMESTER

| IVOL | IV DEPILED LEK | | | | | | | | | | | |
|--------|----------------|----------------|-----------------------|--------|-------------------|---------------------|-----------|------------------------|-------------|---------|--|--|
| | | | | | ing Hours Week | | Exami | nation | n | | | |
| Sl. No | Cours e | Course Code | Course Title | Theory | Practical / Field | uration in hours | CIE Marks | SEE Marks Viva voce | Total Marks | Credits | | |
| | | | | L | P | D | | • • | Τ | | | |
| 1 | Project | 22LVS41 | Project work phase -2 | | 08 | 03 | 100 | 100 | 200 | 18 | | |
| | | | TOTAL | | 08 | 03 | 100 | 100 | 200 | 18 | | |

Note:

1. Project Work Phase-2:

Students in consultation with the guide/co-guide (if any) in disciplinary project or guides/co-guides (if any) of all departments in case of multidisciplinary projects, shall continue to work of Project Work phase -1to complete the Project work. Each student / batch of students shall prepare project document, and present a seminar.

CIE marks shall be awarded by a committee comprising of HoD as Chairman, all Guide/s and co-guide/s (if any) and a senior faculty of the concerned departments. The CIE marks awarded for project work phase -2, shall be based on the evaluation of Project Report, Project Presentation skill, and performance in the Question and Answer session in the ratio of 50:25:25.

SEE shall be at the end of IV semester. Project work evaluation and Viva-Voce examination (SEE), after satisfying the plagiarism check, shall be as per the University norms.

Total Credits 22+18+22+18 =80